

### Genesis Super 32X System OVERVIEW

HARDWARE REFERENCE



6 1304 SESA, AR Rigi

32X INTRODUCTION SYSTEM FEATUR

B 1865 SEGA, AL RIGHE RESERVED.

CONFIDENTIAL

PROPERTY OF SEGA

### Introduction

Corner Super XIX (320) to a " 2 X 32 bit " hardware upgrade that will provide accide-

When attricted to the Segs Concess or Segs CD the 32X sold incorporate some of the game play copulations to be found on the spootung "Saturn" system.

play capabilities to be found on the approximal "Salarm" system.

The NEX will use the Phinch SHL RESC chips discussed for Salarm. The two SHL chips in the DEX will compliant at a rawly-designed VER (with object) processed chip to being to the CRA will compliant at a rawly-designed VER (with object) processed chips to being so the CRA will compliant a rawly-designed very compliant and compliant and the contract processed process. Also chief destance in white materials introduced compliant and the contract processed process.

The RIX will enhance both Sept CD disks and Sept General custodings designed and developed containing in the system. In addition, the 500- regular galaxy analytically the Sept General and the 100- press resolution for the Sept CD can talk be oftend on in the 100 m.

### Proton East-

The following are some of the features on the 30X-

cebes beyopen her natural has griken bound

Frugs into the General Carmidge poer with a pass harvegh curlidge part.

Ran by two SH2 processors resolvent to a new traine buffer on the 22X is just the frame buffer in the Genesal.

There diaglay modes support 16 bit, 8 bit SH2 colors.

Precedinglay modes support Most, Aber BLE colors.
Will not 32X-only and Genetic controlges. If the user Kasa Sepp.CD system,
32X can be hooked up to the CD system and will not 32X-only and Sept.CD
compact does no well.


30X will feature prepared properly expedited more speller, quicker accuration, and allow treaser engagers. The cream and 50x indicators are made topological.

The General and CCV index resided are mixed together. These graphics and sound from high systemacigas be overlayed through visigner. For example, for any given game, the background can be down through the General, and the conduring through the GCV (and voc visite).

any given prompted background can be done through the Genetis, and the condering through the 32X (and vice verse) 4 Mbrs total (2 Mbts \* Frame Buller, 2 Mbss \* SD-RAM).



# GSX BLOCK





O 1884 BEGGA, AZI SADA PARATRAS.

### GSX Hardware Specifications SH3 (32 bit R39C) x 2 23/01 MHz, 20 MIPS x 2, 4 KByte ceche 23/01 MHz Main Work RAM 2 Mbit SDRAM France Buffer VDF Maximum screen size more wide a 226 more bush Directicular mode, Project cost mode Ray-Proofs made. Lane table method MIDIGENESIS 19 is of dual port regulates era-100 to bits at 22 kHz



SH2

Qual SH2's Same CPU configuration to the Saturn Each SH2 has 4K unternal RAM. This RAM has two worders selectable from software. Mode 1 to 4K cache, which is qualital for

general CPU take. Mode I is IX coche? IX RAM, which is useful for right loop take such as grapher realizate, geometry calculations, and sorting. The EET's shows a common too like held in the AAM and Frame Buffers. This configuration should lead to unuque programming tricks.

SD-RAM
The 2Milits of SD-RAM, which is the same as what is used in the Setum, has time
timer that. The real time when readine accountially is I cycle.

Into JAMES of SAL-MAIN, MAIN is the same as well to used in the Selbum, has frome timing them. The med time when reading acquaritally is 1 cycle.

Martier Access to Frame Buffers.

instant access to entire surface.

Both CFU render on the same but. When they attempt to negets the but at the same tem, the Master SFE will wer. Because both SFE's have appared cache memory, the conflict rite is low Because there one that supply SFE's call when to the facure before. Then fallows a programmer to uplit the draw were for the display into two parts of the came recurres.

DMA. Channels: Each SHC has been DMA channels that can be investigated to respond to the DEEQ less on the chip, creating a DMA occursed in the background of the CPU reserving. On the 22C, his has tragged every time to be 8000 where a to a regarder on the Cannels. This allows a DMA from the 6000 or bits SHC without prolling the SHC to do the DMA. This will creable the SECA CD to do the hydrochromology side or playable and

The 6600 has bee new UKYs, one sent to such \$12.

We have

The number of 1/0 point is still undetermined. Data can be assest the such 1/0.

The resource of GO point is still understrained. Data can be passed through I/O peers and opper the IRQ to methode work.

PIFO
THE RIPO (First In: First Out) allows the SIG to write data to the forms before work.

OUT A USUAL WAIL for the D-RAM.

Cycle Starking.

The certificity will exist on the 48000 tude. Both SHZ's have master/slave access to
the certificity at all forms via the cycle strating technique. Unless the 66000 is doing a

DMA, the cortrige is available at all terms

System RAM 2 Mile SDRAM

512 Byte RAM Clear Hardware Used for flat-shaded polygons

Frame Buffer

Dual Frame Buffer Design
Two dasplay buffers such 1 MRt, are featured on the 32X stack! The oracle of them, while the other is being drawn to the screen.

Access From MD Side

The VDP and Frame Buller from the Mega Drive can also be Video

Three Display Modes
The following display modes will be so

Burdeneth/256/CLUT charles mode.

Rurlength/256 CLUT display mode
 15 bit 8C8 555 color display mode
 256 CLUT display mode

256 CUIT deplay mode
 32,766/259 Color Support
 Support SUP6 color on screen at any
 Door selectors of roler allows before

Supports 2026 colors on screen as one. Each your con a methy select to RCB cold. Direct selecting of colors allows source like special silvers, like gross-lecting, feels we pea, gozzanezi shading, and problems also curring. This is the same color depth in VDP 1 on the Samure.

VDC 1 on the Sesum.

Line Start Table
Each lang of the video display has a start address. This allows for seemal effects.

rremary conservation in blank pixel area, and hardware scrotling
S-Video Support

S-Wideo Support
The 22X supports S-Video, which allows the Genesis to output S-video in passthrough mode.









CONFIDENTIAL PROPI

### The following is a last of programming tools to be used with the CSX

Herdware		
Harlware	Consents  Code development for SH2, 68000, 280  CPU-496 (16 MHz), 8 MB RAM or more.  300MB HDO or more, M5-DOS 50 or higher	
IBM PC compatible		
Macintosh	For graphic and sound tools	
Unix Work Statoma	Works with History 87000 (figrings) ethernet CNU tools	
Philacha ICES for SPQ E7000PC E7000 EVAL Board	IBM-PC parallel I/F 59/2 BCE Dhemet type SE(2 BCE Low cost IBM-PC parallel I/F 59/2 ACE	
Zecks ICE	www ()	
CictDev	Manker-based development system. Available in Jury	
SegaDev	Carthillas 80M erraintas	
32X Target	23X development based	
CD Emulator *	SSEACD emplace	

SH2 Compiler	GNU, Mindri	
5H2 Cross Assembler	GNU, Hindu, SNASM2	
SID Debugger	Himbi with ICE, SNASAD	
68000 Debugger	SNASM2, etc	







CONFIDENTIAL

PROPERTY OF SEGA

### 32X Software Library

The following diagram list the 32X software libraries and the programs in them







PROPERTY OF SEGA

### rmat Support

The following data and formets are or will be supported.

Data type	Comment	
Image Data PICT DGT2	Maciniosh picture data DC mode, PP mode, RLE mode supported	
Model Data DXF	Auto CAD data	
SD Date SEGAZO:	Modeling, Material, Object date	
Antimetron Data PICS	Macintosh azematosy duta	
Other Formats The following form  808 • TO  800 • FC		
	at al	



### Hardware Requirement

The following hardware is required for graphs: development

Total	Hardware	Comment
Development System.	Macrosol.	CPU 88000 16MB RAM 100 MB HIDD or 20080
Video Card.	A 24-bit Video cred, or a 24-bit color system	
Tanget.	A SCSI system available in Jame	





## wing software is required for graphic development SECIA conventer Simple intrastor Servelo 3D editor Same tool as for Same Simple Painter A sample page sool. Image data is PKT, DGT2 Output: frage data to PICT, DGT2



### A sprite anumation tool

FLECTOR	Sycks unimation tool
kepatr	Irrage data is PICT, DGT: Assiration data is PICS
Оириг	Amoration details PICS











CONFIDENTIAL

PROPERTY OF SEGA

### GSX Sound Control Plan 2WORDS will be set asside for the 32X communication port. Of the 2 WORDS, 1 WORD will be used for more resources (SH2) second executes. The removant of WORD to exclusively for the sound driver give-and-take control over SH2 and 68000 PWM Sound Driver The following are some of the functions of the PWM wound drawn N bit date Maximum sampling rate of 66.1 KHz. Leapens (forward, alternate) CPU Trever Canagaratio Property the SICC coper to found at \$7 to **PWM Date Fromat** Deade PWM data unto the follow LOCK POINT ATHES CRECINAL NAMED OF <u>\_\_</u> ENVELOPE YOUNGS WORD NOTE CRU OFF MEDED Data eres ~ CONTIDURTAL

## 






### ND MEMORY MAP



- Shocked to give your organizer when ROAD to VRAMEDMA
   The complete possessed during to VRAMEDMA
   The complete possessed during to Mahri and an abouted to the \$660,000-\$6FFFFF area, and complete blooms other cartridge RUM area.
- The \$90000F-99FFFFF area accessors a 22 MbH certridge area and divides it was four banks by setting the bank mode \$5500G.
   66K and \$912 thin freely access NOM, but when 66K and \$102 are accessed at the same time. Sith has received. The CPU then works used the access before it has
- ended

  City the H INT (Level 4) Vector becomes RAM

  The jump source is set to the Fix 2004 Image area when the wotel program ends.









Internant Levels VEES VINT V Blank Interrupt H Risely between 5 CMD INT interrupt through register set from MD side

6 PWM TIMER leterrupt through PWM synchronous times

 DMA is a dual address mode (DREDIO freed) for the SM side RAM from FIRO IMD rate (less) The ROM to PWM DMA is also a dual address regif . For other memory to memory DMA, use the sunti-TIMA can not both master and show has both should und be set at the

. When scratting MD DMA data in DMA for the SM cite RAM from FIFO, the MD Scarre Address works revised a colle by the CTI word RAM FIFO will not our properly own of younget the MD work SAM.



MD side SYS REG

Adequer Control Register

01 FO RO SO NO TO SO DO DE DE DE DE DE DE Assembled to the second of the Adapter Enable für

0. Probabets use of 32X (needs) value) Permits use of 77%

Spotshour the access personner is done significances

Therefore, he aware that the SH sole will switched . Interrupt Control Besid

015 014 D10 D12 011 010 06

Both are automatically classed if SB performs internupt clear.



A Bank Set Benjaler 015 C14 D15 D17 D11 D10 D0 D6 D7 D7 \*\*\* ========= + DREQ Control Register ROM to VIRAM DMA 9 NO OFFICATION 8 1. Quel DATA FIFO Fall The SH side careon access the ROM when ROW 1. When doing ROM to VRAM DMA, he some that RV-11 When you want to access it, went until RV-01 (When DEL+1 no action will occur even when writing to FDO 1

## • 68 TO SH DREQ Source Address



Sets the source address when performing DMA of the MD side. The mode circuit busines or extension of the SM sade DRED amount from the tree that the intrinsion match. But because the DREQ circuit does not use this data, nothing needs to be set

### # 65 TO SH DREQ Destination Address



Hair when SH down't need to know, no settings are needed + 68 TO SH ORED Length





for both CPU WRITE ARE DMA WRITE. At each trensfer, this requiter us decommend and when it becomes 0, the DREQ operation ends. Dansfer is done 19850 times when 0 is set. Rend time reads the artial cours value.



Date is written to this register when DREQ is used by CPU WRITE.

+ SEGATV Requirer

DRAM
 Use of this bit is prohibined with other applications for the SEGATY.
 Communication Port.

Communication Part

One (not do n) that (in the line) on the line (in the line) on part of 100 designs (in the line) on pa

This is an 8 wood be-describenal register. Read/serine is possible from both the MD and SH directions, but be aware that if sering the same register from both at the same time, the value of that register becomes underlined.

. PWM Control Drid Drie Dria Dria Des Dria Dri DRIDO 1 occurrence enable (SE) rade colvithe OFF tenenal values 2 ON 1 mere When set at mono only registers used for mono are valid Notifier can be set to lich or & Cycle Register bese clock? sTD4.0 - 3 sets the PWM time interrupt interval is well as for synchronization. Interrupt is produced by e Cycle Register 0'5 0'4 018 012 A15132 The set value x cyc becomes the cycle series series a 1211-05 Compt FAC Roye - 1/22.9 (Mar)



Let note this higher

Service or in a part of part of

The set value x ove becomes the outsi

# SH side SYS REG

A SEN J Day grown wine V Bend Sen J Day grown wine V Bend Sen J Day grown with the Sen J Day gro

D) – D) have separated registers in master and slave. Switching accura previous in done structurecounty to writing to the FM by Thermore, be aware that the MD and we'll wonch even while accessing the VUP.







• 68 to SH DREQ Destination Address (Access: Word) DIS DIA DIS DIS DIE DIE DIE DO DO DE DE DE DE DE DE DE DE See MD safe • 66 to SH DREQ Length (Access: Word) . PIEC + VRES Interrupt Clear interrupt will continue indefentely. + V Interrupt Clear Clean Vantemapt. If not cleared, interrupt will continue indefinitely











Change can be done anytime but is valid from the next line

· Auto FIII Length 215 214 213 612 211 210 DE DE Word levels (0, 255) when DRAM is being filled New The Auto Fell function will be explained later a Auto Fili Stort Address Address DIS DM DIS DIS DH DIO DE DE DE

Sets the lend of the address you want to fill. All - All arms in the lend All ~ All are + Auto Fili Date

D15 D14 D13 D12 D11 D16





# Frame Butter Control



Run Length Mode Longth is the display dol number manus 1. 1 dot when Length = 0 Packed Plant Mode CONFIDENTIAL



Because address data that to set in a line table is in word usets, it can only charge a rable in 2 det untis when a pucked postd. Therefore, to charge the display postnorby 1 det untils, use the SFT bet (when performing H acroll for example). Dat shifting can be done only in seven settle.

### + Auto I

This function tills the DRAM (Frame Bullet) with page (256 Word) units. Please be aware that fill can be close only unide a page



Auto FEL Address process the traken as shown below.

DIS DIA DIS DIE SIT DIE SIE SE SE SE SE

◆ Remains set → ◆ Incornanted →

Fill tame calculation formula 7+3x Length (cyc)



### Precautions Concerning VDP

- When accessing the palente RAM during the display interval (HMLX = 0 and VMLX = 0 in the parkled most made, there will be assist use
- entering filtral.

  The informal circuit ignores the access of a CPU accessing VDP that does not have permission for VDP access by 80 bit. Be particularly aware when reading that undefined data will be readent.
- moding that undefined data will be readout.

  The four mean that motive acoma control from the FM but use the Fyame Ballet. Over Weste Image, VDP Septistre, and Palette RAM.





#### Precautions When Using SH2 ICE

The following restrictions apply until you are able to change to the latest KTE (about

Note: SH in this document when to SHOWER

All SH7504 E7000 V1.0 restrictors are in effect.

SDEAM cannot be accessed by the curbs through Date cannot be properly transferred even when treating SDRAM in the

DMA source and the destination in the SDRAM by DMA. With an Expension Board

SH ROM across has a recriment to clark work (6 clark across)

 The current SH2 KE connect across the SDRAM with cache through You must be conclud when read/winting data by both thistier and allow since the cache can not be sumed OFF. The SH2 (small changes and secure in the

problem mentioned above VDP RPG and Palette have a recomment toleral Water (7 Cloric access).